Where

Senior Design Verification Engineer

Sivaltech
Santa Clara Full-day Temporary

Description:

Urgent Opening:DesignVerificationEngineer Job Title:DesignVerificationEngineer Experience: 10+ years Location: San Jose, CA (or other US locations) Job Type: Full-time/Contract KeyRequirements: - Experience working on Subsystems on a Chip (SoC) - Strong debugging skills to identify and resolve complex issues - Proficiency in scripting languages like C or Perl - Experience withDesignVerificationmethodologies and tools Responsibilities: - Develop and executeverificationplans for digitaldesi
Nov 5, 2025;   from: dice.com

Similar jobs

  • Keanesoft
  • Santa Clara
Description: Hello Greetings, We are looking for SOC Design Verification Engineer, and the following below are more detailed description of the job. Please let me know your interest and reply to me with your updated resume. Role: SOC Design Verification ...
2 days ago
  • Data Capital Inc
  • Santa Clara
Description: 3+ years of FPGA verification experience Strong SystemVerilog programming skills Hands-on experience with UVM (Universal Verification Methodology) Familiarity with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS) ...
7 hours ago
  • Data Capital Inc
  • Santa Clara
Description: Develop and maintain test benches using UVM/SystemVerilog.Write and debug test cases for functional and performance validation.Identify and resolve design issues in collaboration with engineering teams.Participate in design reviews and ...
5 days ago
Description: Job Discription: 3+ years of FPGA verification experience Strong SystemVerilog programming skills Hands-on experience with UVM (Universal Verification Methodology) Familiarity with industry-standard verification tools (e.g., QuestaSim, ...
6 days ago