Where

Senior Design Verification Engineer

Sivaltech
Santa Clara Full-day Temporary

Description:

Urgent Opening:DesignVerificationEngineer Job Title:DesignVerificationEngineer Experience: 10+ years Location: San Jose, CA (or other US locations) Job Type: Full-time/Contract KeyRequirements: - Experience working on Subsystems on a Chip (SoC) - Strong debugging skills to identify and resolve complex issues - Proficiency in scripting languages like C or Perl - Experience withDesignVerificationmethodologies and tools Responsibilities: - Develop and executeverificationplans for digitaldesi
Nov 5, 2025;   from: dice.com

Similar jobs

  • Skywaves MP LLC
  • Santa Clara
... Description: Role summary Seeking a Senior Design Verification Engineer with 8+ years of experience in ... SystemVerilog and UVM. The engineer will own verification of complex digital IPs ... silicon. Key responsibilities - Own verification of one or more IPs ...
4 hours ago
  • Everest Global Solutions
  • Santa Clara
Description: Job Title: FPGA Design Verification Engineer/Technical Lead II - VLSI Location: Santa Clara, CA Experience : 10+ Experience Required Skills Strong understanding of FPGA, ASIC, RTL design principles, and architectures. Proficiency in ...
15 days ago
  • Keanesoft
  • Santa Clara
Description: Hello Greetings, We are looking for SOC Design Verification Engineer, and the following below are more detailed description of the job. Please let me know your interest and reply to me with your updated resume. Role: SOC Design Verification ...
23 days ago
  • Data Capital Inc
  • Santa Clara
Description: 3+ years of FPGA verification experience Strong SystemVerilog programming skills Hands-on experience with UVM (Universal Verification Methodology) Familiarity with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS) ...
21 days ago