Where

SOC Design Verification Engineer

Keanesoft
Santa Clara Full-day Temporary

Description:

Hello Greetings, We are looking for SOC Design Verification Engineer, and the following below are more detailed description of the job. Please let me know your interest and reply to me with your updated resume. Role: SOC Design Verification Engineer Work location: Santa Clara, CA- onsite (Hybrid 3 days at the office). Client name; Meta Platforms Technologies, LLC /Capgemini Client id: CGEMJP00319164 Duration: Lon Term contract Years of experience: 9+ years Mandatory skills: UVM/SV and Synopsys
Nov 3, 2025;   from: dice.com

Similar jobs

  • Datum Software, Inc.
  • Santa Clara
Description: Job Description: Minimum Qualifications Track record of 'first-pass success' in ASIC development cycles.Bachelor s degree in computer science, Computer Engineering, relevant technical field, or equivalent practical experience.8 to 10 years of ...
22 days ago
  • Skywaves MP LLC
  • Santa Clara
Description: Role summary Seeking a Senior Design Verification Engineer with 8+ years of experience in IP and subsystemlevel verification using SystemVerilog and UVM. The engineer will own verification of complex digital IPs/subsystems, drive coverage ...
4 hours ago
  • Everest Global Solutions
  • Santa Clara
Description: Job Title: FPGA Design Verification Engineer/Technical Lead II - VLSI Location: Santa Clara, CA Experience : 10+ Experience Required Skills Strong understanding of FPGA, ASIC, RTL design principles, and architectures. Proficiency in ...
15 days ago
  • Sivaltech
  • Santa Clara
Description: Urgent Opening:DesignVerificationEngineer Job Title:DesignVerificationEngineer Experience: 10+ years Location: San Jose, CA (or other US locations) Job Type: Full-time/Contract KeyRequirements: - Experience working on Subsystems on a Chip ( ...
21 days ago