Where

SOC Design Verification Engineer

Keanesoft
Santa Clara Full-day Temporary

Description:

Hello Greetings, We are looking for SOC Design Verification Engineer, and the following below are more detailed description of the job. Please let me know your interest and reply to me with your updated resume. Role: SOC Design Verification Engineer Work location: Santa Clara, CA- onsite (Hybrid 3 days at the office). Client name; Meta Platforms Technologies, LLC /Capgemini Client id: CGEMJP00319164 Duration: Lon Term contract Years of experience: 9+ years Mandatory skills: UVM/SV and Synopsys
Nov 3, 2025;   from: dice.com

Similar jobs

  • Datum Software, Inc.
  • Santa Clara
Description: Job Description: Minimum Qualifications Track record of 'first-pass success' in ASIC development cycles.Bachelor s degree in computer science, Computer Engineering, relevant technical field, or equivalent practical experience.8 to 10 years of ...
a day ago
  • Data Capital Inc
  • Santa Clara
Description: Develop and maintain test benches using UVM/SystemVerilog.Write and debug test cases for functional and performance validation.Identify and resolve design issues in collaboration with engineering teams.Participate in design reviews and ...
4 days ago
  • ALIS Software
  • Santa Clara
Description: Job Title : FPGA Verification Engineer Mandatory Areas Must Have Skills FPGA Verification Engineer Skill 1 8 + Years of in FPGA Skill 2 5 +Years of Exp in UVM Skill 2 5 +Years of Exp in System Verilog Job Description We are seeking a highly ...
20 days ago
  • Data Capital Inc
  • Santa Clara
Description: We are looking for an experienced FPGA Verification Engineer to verify complex FPGA designs. You will develop and execute verification plans, debug issues, and ensure high-quality, reliable products. Responsibilities: Develop and maintain ...
18 days ago