Where

ASIC/RTL XXgn Engineer - Specialized

Cynet Systems
Santa Clara Full-day Temporary

Description:

Job Description: Pay Range: $66.20hr - $83hr Responsibilities: Develop/Maintain tests for functional verification. Build the directed and random verification tests, debug test failures to determine the root cause, work with RTL and firmware engineers to resolve design defects and correct any test issues. Work on functional & code coverage verification. Provide technical support to other teams. Preferred Experience: Experience with C/C++. Experience with Verilog, System Verilog, and modern verifi
Aug 21, 2025;   from: dice.com

Similar jobs

  • Cynet Systems
  • Santa Clara
Job Description: Pay Range: $48.27hr - $62hr Skills: Modelling Analog-Mixed signal circuits in RTL, with experience in LDOs, BGs and EMC Ability to run and debug LECC for design. Run quality check tool such as Spyglass Lint and fix issues. Ability to...
20 days ago
  • Technical Link
  • Santa Clara

Description:

We are seeking a Senior SoC RTL Design Engineer to lead the SoC chip-top RTL design and integration, ensuring smooth and efficient integration of all subsystems, IPs, and hard macros into a complete SoC design. The engineer will be ...
11 days ago
  • GAC Solutions Inc.
  • Santa Clara

Description:

We're seeking an experienced ASIC Design Verification Engineer with 8 10 years in SystemVerilog/UVM and a strong track record of first-pass silicon success. You'll define and execute SoC-level verification plans, develop UVM-based ...
13 days ago
  • Source Infotech
  • Santa Clara

Description:

Job title : ASIC Verification Engineer Location : Santa Clara, California Local Candidates Strongly Preferred Duration : 6+ months Job Description: Responsibilities: Design and implement test plans to verify unit and subsystem ...
7 days ago