Where

ASIC/RTL Design Verification Engineer

Seneca Resources, LLC
Santa Clara Full-day Full-time

Description:

Job Title: ASIC/RTL Design Verification Engineer Location: Santa Clara, CA Work Type: Onsite Position Summary: We are looking for an adaptive, self-motivative Design Verification Engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve abilities to deliver the highest quality, industry-leading technologies to market. Be a part of a team that delivers Industry leading IP and help our experts in RTL, FW, circuit, and architecture teams devel
Sep 18, 2025;   from: dice.com

Similar jobs

  • GAC Solutions Inc.
  • Santa Clara
We're seeking an experienced ASIC Design Verification Engineer with 8 10 years in SystemVerilog/UVM and a strong track record of first-pass silicon success. You'll define and execute SoC-level verification plans, develop UVM-based testbenches, and dr...
16 days ago
  • Source Infotech
  • Santa Clara

Description:

Job title : ASIC Verification Engineer Location : Santa Clara, California Local Candidates Strongly Preferred Duration : 6+ months Job Description: Responsibilities: Design and implement test plans to verify unit and subsystem ...
10 days ago
  • Cynet Systems
  • Santa Clara

Description:

Job Description: Pay Range: $66.20hr - $83hr Responsibilities: Develop/Maintain tests for functional verification. Build the directed and random verification tests, debug test failures to determine the root cause, work with RTL and ...
28 days ago
  • Technical Link
  • Santa Clara

Description:

We are seeking a Senior SoC RTL Design Engineer to lead the SoC chip-top RTL design and integration, ensuring smooth and efficient integration of all subsystems, IPs, and hard macros into a complete SoC design. The engineer will be ...
14 days ago