... Description: A Google Cloud Platform Lead DevOps Engineer is responsible for designing, implementing ...
a day ago
Description: Role: QA Test Lead with Scrum Master experience Location: ... and facilitating Agile best practices. Lead Sprint Planning and ensure seamless ...
27 days ago
Description: Role:Test Lead with Scrum Master exp Location: ... and facilitating Agile best practices. Lead Sprint Planning and ensure seamless ...
27 days ago
... test). Your duties include characterization, QA, test, yield enhancement and spec ...
8 days ago
... Copy Advanced IC Package Design Engineer (CoWoS / 2.5D Packaging)Marvell Santa ... . 2 interviews, first one with team lead, second one with manager and ...
a day ago
... - Santa Clara CA Network Integration Engineer 10+ years of experience in ... RF design principlesProven ability to lead large-scale wireless network projects ...
4 days ago
... Title: FPGA Design Verification Engineer Job Title: Technical Lead II - VLSILocation: Santa ... motivated and skilled FPGA Verification Engineer to join our dynamic team ... will work closely with design engineers to develop and execute verification ...
5 days ago
Description: Title: Senior Content Migration Engineer Location: Remote (EST) Duration: Initial 2-3 ... USWe are seeking an experienced engineer to lead a website migration from HubSpot ...
7 days ago
Description: Desktop Support Engineer Windows 10 to Windows 11 ... seeking an experienced Desktop Support Engineer to lead a Windows 10 to Windows ... Windows 11 imaging. The ideal engineer will be highly skilled in ...
19 days ago
... are doing well !! APG Application Engineer - MES Location: Santa Clara, CA ... manufacturing as MES Application Engineer Thanks and Regards, Ishu Raj Lead Recruiter
20 days ago
... : Job Title: FPGA Design Verification Engineer/Technical Lead II - VLSI Location: Santa ...
28 days ago
Description: Title: Agentic AI Engineer Location: Santa Clara, CA Duration: 6+ ... AI Job Description: Ability to lead the design and development using ...
28 days ago
Description: AI engineer Santa Clara - California Contract Job description Ability to lead the ...
29 days ago
... design principles Proven ability to lead large-scale wireless network projects ...
4 days ago
... , California in 2004 when a visionary engineer, Fred Luddy, saw the potential ...
16 days ago
... . Our Approach to Work We lead wit
27 days ago
Description: Company Description Our Mission At Palo Alto Networks everything starts and ends with our mission: Being the cybersecurity partner of choice, protecting our digital way of life. Our vision is a world where each day is safer and more secure ...
15 days ago
Description: Mandate Skills: FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experience Strong SystemVerilog programming skills Hands-on experience with UVM (Universal Verification ...
11 days ago
Description: Mandate Skills: FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong SystemVerilog programming skillsHands-on experience with UVM (Universal Verification ...
14 days ago
Description: Mandate Skills: FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experience Strong SystemVerilog programming skills Hands-on experience with UVM (Universal Verification ...
18 days ago
- 1
- 2