... Description: 3+ years of FPGA verification experience Strong SystemVerilog programming ... experience with UVM (Universal Verification Methodology) Familiarity with industry ... -standard verification tools (e.g., QuestaSim, Synopsys VCS ...
27 days ago
... : FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong ...
6 hours ago
Description: Job Title: FPGA Design Verification Engineer/Technical Lead II - VLSI Location ... Proficiency in SystemVerilog and UVM verification methodology. Hands-on experience with ... operating systems. Proficiency with verification tools such as QuestaSim, ...
21 days ago
... : Role summary Seeking a Senior Design Verification Engineer with 8+ years of experience in ... SystemVerilog and UVM. The engineer will own verification of complex digital IPs ... highquality silicon. Key responsibilities - Own verification of one or more IPs ...
6 days ago
... looking for Performance Modeling/Verification Engineer - Intermediate for our ... Job Title: Performance Modeling/Verification Engineer - Intermediate Job Location: ... 51hr - $58hrThe Performance Modeling/Verification Engineer develops, enhances, and maintains ...
15 days ago
... We are looking for Testbench/Verification Engineer for our client in Santa ... Clara, CA Job Title: Testbench/Verification Engineer Job Location: Santa Clara, CA ... Description: Pay Range: $70hr - $86hrThe Verification Engineer will be responsible for developing ...
29 days ago
... are looking for SOC Design Verification Engineer, and the following below are ... updated resume. Role: SOC Design Verification Engineer Work location: Santa Clara, CA ...
29 days ago
... following areas along with functional verification-SV Assertions, Formal, Emulation.Experience ...
28 days ago
Description: Urgent Opening:DesignVerificationEngineer Job Title:DesignVerificationEngineer Experience: 10+ years Location: San Jose, CA (or other US locations) Job Type: Full-time/Contract KeyRequirements: - Experience working on Subsystems on a Chip ( ...
27 days ago
... : FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong ...
12 hours ago
... : FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong ...
a day ago
Description: Job Title FPGA RTL design and Board validation ... are seeking a highly skilled Senior FPGA Design Engineer with 7 to 15 years ... , IP design and development, and FPGA validation and testing. The ideal ...
21 days ago
Description: Job Title FPGA RTL design and Board validation ... are seeking a highly skilled Senior FPGA Design Engineer with 7 to 15 years ... , IP design and development, and FPGA validation and testing. The ideal ...
21 days ago
Description: Job Title FPGA RTL design and Board validation ... are seeking a highly skilled Senior FPGA Design Engineer with 7 to 15 years ... , IP design and development, and FPGA validation and testing. The ideal ...
22 days ago
Description: Job Title FPGA RTL design and Board validation ... are seeking a highly skilled Senior FPGA Design Engineer with 7 to 15 years ... , IP design and development, and FPGA validation and testing. The ideal ...
25 days ago
... hiring a Hardware Board Failure Analysis Engineer Position type: Contract Duration: Long ... ) As a Hardware Board Failure Analysis Engineer, you will need: Must-have ... , 11 PM to 8 AM.Conduct verification of the module/ IP functionality
11 days ago
Description: Title: Software Engineer - Hybrid Mandatory skills: Java, Ruby, ... programming, software architecture,ASIC standard verification tools, languages, flows Description: Responsibilities ...
8 days ago
... seasoned Lead/Manager Embedded Software Engineer to join our dynamic team ... pre-silicon (virtual, emulation, and FPGA platforms) and post-silicon (bring ...
26 days ago
- 1
- 2